We present a constructive method to create quantum circuits that implement oracles |x |y |0 k → |x |y ⊕f (x) |0 k for n-variable Boolean functions f with low T -count. In our method f is given as a 2-regular Boolean logic network over the gate basis {∧, ⊕, 1}. Our construction leads to circuits with a T -count that is at most four times the number of AND nodes in the network. In addition, we propose a SAT-based method that allows us to trade qubits for T gates, and explore the space/complexity trade-off of quantum circuits.
I. INTRODUCTION
Quantum computing exploits quantum phenomena such as superposition, entanglement, and interference, in order to provide superior computational capabilities. Many quantum algorithms have been proposed that promise computational speed-ups, e.g., Grover's algorithm [1] for satisfiability checking, Shor's algorithm [2] for factoring, and the HHL algorithm [3] for solving linear equations.
The computations performed by a quantum computer can be characterized in terms of unitary matrix operations. In order to implement them on a physical quantum device, they must be expressed in terms of the supported quantum gate library, that is a set of small unitary matrices. In fault tolerant quantum computing, the gate library includes the single-qubit gates H (Hadamard), S (phase), and T gate, as well as the 2-qubit CNOT gate. The gates H, S, and CNOT are called Clifford gates, and their execution is significantly less expensive compared to the T gate. Thus, it is customary to only count the number of T gates (T -count) when costing a quantum computation [4] .
A quantum circuit is a sequence of gates to be executed on a quantum computer in order to perform a quantum algorithm. Oracle circuits, that implement the abstract unitary operation U f for some Boolean function f : {0, 1} n → {0, 1}, play an important role in many quantum algorithms, e.g., Grover's algorithm [1] . In fault tolerant quantum computing, the quality of an oracle circuit is measured in the T -count of the quantum circuit and the number of helper qubits (ancillae) required in order to perform the computation. Quantum compilation is the task of decomposing abstract unitary operations into quantum circuits. In this paper, we present a constructive compilation algorithm that finds a quantum circuit for the oracle U f , minimizing the number of T gates. The input function f is represented as a 2-regular Boolean logic network over the gate basis {∧, ⊕, 1}, i.e., it consists only of 2-input AND gates, 2-input XOR gates, and can have constant-1 inputs (0-input gate). The construction leads to a quantum circuit consisting of Clifford gates, and at most 2c Toffoli gates, wherec is the number of AND gates in the logic network for f .
The multiplicative complexity c ∧ (f ) of a Boolean function f is the minimum number of AND gates that is required to implement it over the gate basis {∧, ⊕, 1} [5] . The multiplicative complexity of a circuit is the number of AND gates, and therefore an upper bound for the multiplicative complexity of the function it represents. Our proposed compilation method immediately leads to an upper bound on the number of T gates in a quantum circuit that computes U f : each AND gate is translated into a pair of 2 Toffoli gates that can be realized using special computation and uncomputation circuits, requiring 4 and 0 T gates respectively [6] , [7] . More details about this implementation of the quantum AND gate are given in Section II-D. It follows that, to implement U f , at most 4c ∧ (f ) T gates and c ∧ (f ) extra qubits are required. Computing the multiplicative complexity for an arbitrary Boolean function is intractable [8] . Nevertheless, many heuristic algorithms have been proposed to minimize the multiplicative complexity of Boolean circuits [9] , [10] , [11] , [12] -almost exclusively motivated by applications in cryptography. In fact, for some classes of Boolean functions the exact multiplicative complexity is known, e.g., all Boolean functions with up to 6 inputs [12] and all symmetric Boolean functions [9] .
We compare the proposed compilation method with a state-of-the-art hierarchical method based on the Bennett clean-up strategy [13] , which aims at reducing the number of T gates and relies on many extra qubits [14] . To make the comparison fair, we modify the state-of-the-art technique to also implement the quantum AND gate with 4 T gates.
Our experimental comparison demonstrates how our proposed method returns the same number of T gates than the state-of-the-art approach, but 70% fewer qubits on average.
In a second evaluation, we compare against the best-fit LUT-based compilation method which aims at reducing the number of qubits [15] . Our method generates circuits with more qubits, but with 20.4× fewer T gates on average, for the considered bechmarks. The contributions of this work are:
• we identify the connection between the multiplicative complexity of Boolean functions c ∧ (f ) and the number of qubits and T -count of a quantum oracle for f ; • we introduce xor-and inverter graphs (XAG) as a suitable multi-level logic representation for the synthesis of quantum oracles; • we propose a constructive compilation algorithm that reaches the upper bound of 4 · c ∧ (f ) T gates; • we present a SAT-based reversible pebbling method that acts on XAG networks and allows us to trade qubits for gates, as the number of ancilla qubits may be imposed by the quantum computing device; • finally, we provide synthesis results for Boolean functions that could be applied in quantum cryptography.
II. PRELIMINARIES

A. Quantum states
While classical computing processes bits, which can be in one of the two "classical" logic states 0 and 1, quantum computing acts on qubits, which can be in any superposition of the classical states.
The state |q of a qubit q is represented by a linear combination of the classical states, |q = α|0 + β|1 = α β , with α, β ∈ C and |α| 2 + |β| 2 = 1. For example, the classical states are represented by |0 = 1 0 and |1 = 0 1 . A quantum state can be represented by a point on the surface of the Bloch sphere, in which the poles represent the two classical logic states. The points on the surface of the sphere are all possible superposed states. For example, all states on the equator of the sphere represent the states with |α| 2 = |β| 2 = 1 2 , characterized by different angles with respect to the z-axis. While a single-qubit system is characterized by two complex coefficients, a 2-qubit system requires 4 complex coefficients to be represented. In general, to characterize the state of n qubits and to simulate the quantum system behavior on a classical computer, 2 n complex coefficients are required.
B. Quantum operations
The state of a qubit can be modified by applying quantum operations. All quantum operations that act on n qubits can be represented by 2 n × 2 n unitary matrices. Quantum devices are operated by means of sets of particular unitary matrices, called quantum gate libraries. In this work, we target the following operations that are customary when addressing fault tolerant quantum computing: Clifford operations (H, CNOT, S) and |x |0
. . . 
The group also includes the quantum NOT gate X = HS 2 H = ( 0 1 1 0 ). These gates abstract operations on the physical level. For example, the non-Clifford T gate is injected to the circuit trough a process called magic-state distillation [16] . Many rounds of distillation are required to reach a reasonable error rate (about 10 −12 ). It has been shown how, when performing error correction, the T gate results to be more expensive than Clifford gates, independently from the desired error rate [17] . T gates are generally considered about 50× more expensive than Clifford gates, in fault tolerant quantum computing.
Computation on a multi-qubit system is modelled by a quantum circuit, which represents a program (set of operations) performed in succession on different qubits. Quantum circuits are characterized by three main parameters: (i) number of qubits, (ii) number of gates and (iii) circuit depth. As we already explained, T gates are the most expesive gate in fault tolerant quantum computing. For this reason, we also define: the T -count (number of T gates) and the T -depth of a circuit. In this work, we propose an automatic method that minimized the T -count, without a significant qubit overhead.
C. Quantum oracle
A quantum oracle is defined as a "black box" 2 n+m+k × 2 n+m+k unitary operation U f performing a multi-output Boolean function f : {0, 1} n → {0, 1} m :
where |x represents the n-qubit input state, |y the m outputs, and |0 k are k qubits initialized to the state |0 . A generic quantum circuit performing the unitary U f is shown in Fig. 1 .
The extra k qubits are called ancillae and are used to store intermediate results for the computation of f . They must be restored to |0 as only input and output states must be accessible at the end of the computation. Different automatic clean-up strategies are available in the literature [13] , [18] , exploring the trade-off between ancillae and operations.
D. Compute/uncompute property of Toffoli gates
We consider quantum circuits over the Clifford+T gate set. Our construction yields quantum circuits in an intermediate representation consisting of X = NOT, CNOT, as well as Toffoli gates, which either consume or restore an ancilla and can therefore be implemented as follows [7] :
In (3) the state |T = T H|0 can be applied using magic-state distillation (see, e.g., [16] ). The other three T gates in the circuit can be realized using magic-state distillation and gate teleportation (see, e.g., [19] ). In (4) the original state is recovered by measuring the third qubit and applying a controlled-Z rotation (can be realized using 2 H gates and a CNOT gate) to correct a −1 phase due to the measurement back-action. In fact, we have
and
If measuring the third qubit yields a 1 as a result, we must compensate the introduced −1 phase. We can do so by applying a controlled-Z gate, where Z = HXH.
Computing the Toffoli gate (logical-AND) requires 4 T gates (see (3)), while uncomputing only requires Clifford gates (see (4)). This asymmetry is due to the fact that measurement is not reversible. It has been proven that a Toffoli gate cannot be computed with less than 4 T gates [20] . Our proposed compilation approach is designed to maximally take advantage of this implementation, to reduce the number of T gates of the final circuit.
E. Logic networks
In this work, we are considering logic networks over the gate basis {∧, ⊕, 1}. In order to simplify our compiling algorithm, we allow our logic networks to have inverters. We can then propagate all uses of the constant 1 input to the outputs, since 1 ⊕ x =x, and 1 ∧ x = x, without increasing the number of AND gates. Consequently, the multiplicative complexity of a Boolean function over the gate set {∧, ⊕, 1} is the equivalent to the multiplicative complexity over the gate set {∧, ⊕, ¬} [5] . We usex to denote the Boolean complement of x = 1 − x, and define x 0 =x and x 1 = x.
We model a logic network for an n-variable Boolean function with inputs x 1 , . . . , x n as a Boolean chain with steps
for n < i ≤ n + r, depending on whether the step computes the XOR or the AND operation, where r is the number of steps. The constant values 1 ≤ j(i) < k(i) < i point to input or previous steps in the chain, and in the case of an AND gate Boolean constants p(i) and q(i) are used to possibly complement the gate's fan-in. The function value is computed by the last step f = x p n+r , which may be complemented. We write • i = ∧, if step i computes an AND gate, and • i = ⊕, if step i computes an XOR gate. We define x 0 = 0, i.e., logic networks with no inputs and no steps represent the constant functions. The number of AND gates in the logic network isc = |{i | • i = ∧}|, which is an upper bound of the multiplicative complexity of the Boolean function it realizes.
can be realized by the logic network
III. COMPILATION ALGORITHM
In this section, we describe a synthesis algorithm that, given a logic network computing an n-variable Boolean function f (x), finds a quantum circuit that implements the unitary operation
using 4c T gates. For the sake of clarity, we describe the single-output function case. Our actual implementation is a generalization of the described algorithm that also supports multi-output functions.
The key insight is that each AND gate in the logic network is driven by two multi-input parity functions of variables which are either inputs or AND steps in the logic network. Note that the arity of this multi-input parity functions might be 1. This is the case when the immediate input to an AND gate is a primary input or another AND gate itself. Formally, let the linear transitive fan-in of a node x i in a logic network be defined using the recursive function
where ' ' denotes the symmetric difference of two sets. It is easy to see that all elements in ltfi(x i ) are either inputs or steps that compute an AND gate.
Example 2. For the network in Example 1, we have
Quantum circuit construction for AND step Fig. 2 . Illustration of the general idea in which the fan-in nodes of an AND gate are considered as large XOR gates. These can be computed and uncomputed in-place in the quantum circuit using CNOT gates.
Algorithm 1 is based on this idea. Lines 21-24 show that the algorithm first computes all intermediate signals using the function 'compute' then copies the output to the qubit y, before restoring all ancilla qubits to |0 by uncomputing 'compute'. The function computes in lines 3-18 builds the circuit for each AND gate x i as illustrated in Fig. 2 .
Input: Logic network with gates x n+1 , . . . , x n+r Output: Quantum circuit for U f 1 function compute is CNOT(x, t 2 ) for all x ∈ L 2 \ {t 2 }; 12 if p then NOT(t 1 ); 13 if q then NOT(t 2 ); 14 TOFFOLI(t 1 , t 2 , x i ); 15 if p then NOT(t 2 ); 16 if q then NOT(t 1 ); 17 CNOT(x, t 2 ) for all x ∈ L 2 \ {t 2 }; 18 CNOT(x, t 1 ) for all x ∈ L 1 \ {t 1 }; 19 end 20 end 21 compute; 22 CNOT(x n+r , y); 23 if p = 0 then NOT(y); 24 compute † ;
Algorithm 1: Heuristic compilation algorithm.
Note that we assume that L 1 = L 2 . If this is not the case, it means that the functions computed by fan-in to the AND gate are equal, making the AND gate redundant. Also, note that the intersection of L 1 and L 2 may not be empty. Since we want to compute the value of L 1 in-place on some signal t 1 ∈ L 1 , we must ensure that L 1 ⊆ L 2 . If the latter condition applies, it is sufficient to swap L 1 and L 2 .
In addition, when L 2 ⊆ L 1 , the value computed by L 2 could be reused to compute L 1 . This is achieved by modifying the elements in L 1 such that L 1 = (L 1 \ L 2 ) ∪ {x k }. An example is shown in Fig. 3 . In this case ltfi(x j ) includes ltfi(x k ) and ltfi(x j ) \ ltfi(x k ) = {t 0 }. In general, when this optimization applies, it allows us to save 2 · | ltfi(x k )| CNOT operations.
IV. PEBBLE STRATEGIES
In this section, we describe a dedicated SAT-based reversible pebbling strategy for logic networks over the basis {∧, ⊕, ¬}. A SAT-based reversible pebbling strategy allows us to reduce the number of qubits by trading off T -count. Compared to existing reversible pebbling strategies (see, e.g., [21] , [18] ), we enforce that all XOR operations are performed in-place.
The reversible pebble game is played on a logic network. Each node in a logic network can be assigned a pebble or not. We say that a node is pebbled, if it is assigned a pebble. At the beginning of the pebble game, at time step s = 0, all the primary inputs of the logic network are pebbled and all the gates are not. At each step a pebble can be put or removed from an AND gate, if both children are pebbled. For an XOR gate, the output can be pebbled, if both inputs are pebbled, but afterwards one of the input pebbles must be removed. This indicates that the result of the XOR computation (using a CNOT gate) has been computed into that input. All moves can be performed in a bidirectional way. Fig. 4 provides a summary. We allow multiple moves in a single step. The game is won when all output gates and all input nodes are pebbled, but all other nodes are not. Each pebble corresponds to a qubit that currently stores the computation result. Therefore, we are interested in the resource-constrained reversible pebble game in which at each step one can only use at most L pebbles.
We describe the SAT formula for the case in which the logic network drives a single output with gate x n+r . The SAT formula has variables x (s) i for each node x i and step 0 ≤ s ≤ S in the network. The value of x (s) i encodes whether node x i is pebbled at step s. Initially, all inputs are pebbled while all other nodes are not. At the last step S, the primary inputs and the output node must be the only nodes that are pebbled. These are enforced by the unit clauses
x i Fig. 4 . Pebble moves. For all gates x i such that • i = ⊕, the constraints
k(i) ) (14) ensure the reversible pebble game semantics for XOR gates in Fig. 4(b) .
Since we allow multiple moves at a single step, the current constraits so far allow illegal moves such as the one illustrated in Fig. 5 . Here, x i and x i are two XOR gates with a shared child x k(i) = x j(i ) . We rule out such cases with explicit blocking constraints
where • i = • i = ⊕ and {c} = {j(i), k(i)} ∩ {j(i ), k(i )} is the common child of gate x i and x i .
All constraints described in (12)-(15) can easily be expressed as a CNF (conjunctive normal form). The final clause
for each 1 ≤ s ≤ S to restrict the number of used pebbles at each step s is translated into a CNF using cardinality constraints (see, e.g., [22] ). We employ a bounded-model checking style procedure using incremental SAT solving where we increase the maximum number of steps S until a solution is found, or terminate once a given resource limit is reached.
V. EXPERIMENTAL RESULTS
In our experiments, we compile quantum oracles for functions represented by XAGs, targeting quantum circuits over the Clifford+T gate set. Our constructive algorithm and the SAT-based pebbling technique are implemented in the open-source C++ library for quantum compilation Caterpillar 1 , that empowers RevKit 3.1 2 .
Our synthesis approach is capable of generating circuits with exactly 4 ·c T gates, wherec is the number of AND nodes in the network. In cases in which the XAG implements the function with the minimum possible number of AND nodes (c = c ∧ (f )), our method returns a circuit with the minimum T -count. As indicated in Table I and II by ' * ', all the adders (whose XAGs are proven to have minimum multiplicative complexity [9] ) are synthesized into circuits with the same T -count of the best-known manually designed circuits [7] .
We compare against state-of-the-art methods that are also implemented in RevKit 3.1, synthesizing combinatorial circuits from the EPFL benchmarks, 3 both arithmetic and random control. In the results, we ignore Clifford gates as it is customary in fault-tolerant computing [4] . However, assuming that a T gate costs 50× as much as a Clifford gate, we would still have an overall gain compared to the state-of-the-art.
A. Comparing to best-fit LUT-based synthesis
The first comparison is performed gainst the LUT-based hierarchical synthesis method best-fit LHRS [15] .
Look-up table (LUT) mapping is a logic network decomposition technique widely used for logic circuit optimization [23] . A k-LUT mapping decomposes a logic network into k-feasible LUTs, i.e., single-output subnetworks with maximum k inputs. Hierarchical synthesis methods for quantum circuits use the LUT-mapping to decompose the design such that less scalable methods, e.g., ESOP-based synthesis [24] , can be applied. This decomposition step defines the final number of qubits used by the circuit, that can be controlled by the parameter k. In fact, a large k will give fewer LUTs with more variables and, as a consequence, less qubits will be needed to store intermediate results. This procedure is typical of any LUT-based hierarchical method. In our experiment we set k to 16. The best-fit method uses an additional LUT mapping step for the synthesis of each sub-network. Thus allowing a reduced number of T gates with respect to similar techniques.
Our results show that the overhead in T -count that this method requires to reduce the number of qubits is too large, if compared with our technique, as shown in Table I . This is true, especially considering that among the hierarchical methods, best-fit is the one returning the lowest number of T gates. Our results have in average about 20.4× smaller T -count, while the number of qubits is doubled. In the context of fault tolerant quantum computing, where the number of T gates is the predominant cost metric, our method outperforms the best-fit LUT-based method.
With our approach, the circuits count more Clifford gates. Nevertheless, if we consider the Clifford gates, together with the T gates, and accounting a 50:1 cost ratio, we still get that the LUT-based results are worst, in average, with respect to our approach. In addition, our current heuristic compilation technique is not exploiting shared logic among the CNOT gates, besides the extreme case discussed in Section III. A more careful analysis can lead to further CNOT gate count reduction.
B. Comparing to hierarchical synthesis with Bennett clean-up
The second comparison we present is with respect to a state-of-the-art hierarchical method that uncomputes ancillae using the Bennett strategy [13] : nodes are synthesized in a bottom-up order, and uncomputation is performed in a top-down order. To make our comparison fair, we apply this method using XAG networks as inputs (a different network choice, e.g., and-inverter graphs, would lead to higher T -count). In addition, we modify this technique to also exploit the 4 T gates quantum AND implementation (see Section II-D). This hierarchihcal method synthesizes a Toffoli gate for each AND node, two CNOT gates for each XOR node, and an X gate for each inversion, during computation and uncomputation. It results in circuits with the same minimum number of T gates achieved by our method. This minimum number is proportional toc-the number of AND nodes in the specification network. As shown in Table I , we achieve 70% fewer qubits on average. This is due to the strategy of computing XOR-blocks in-place, without using any ancilla as shown in Fig. 2 .
C. Minimized circuits with cryptography applications
With our compilation technique, we synthesize quantum oracles for Boolean functions used in a wide range of applications, from encryption to digital signatures, from hashing to error correction codes. The best-known version of these circuits, in terms of multiplicative complexity and depth, have been collected by the Computer Security Resource Center (CSRC) at the National Institute of Standards and Technology (NIST). Our results are shown in Table II . We synthesize: (i) finite field multiplication in GF (2 6 ) using irreducible polynomial x 6 + x 3 + 1 (mx6x31), multiplication in GF (2 7 ) using irreducible polynomial x 7 + x 4 + 1 (mx7x41) and using x 7 +x 3 +1 (mx7x41); (ii) binary multiplication with different input size n (bm_n); (iii) a 16-bit and a 8-bit S-box (s16, s8); (iv) finite field multiplication in GF (2 8 ) using the AES polynomial x 8 +x 4 +x 3 +x+1 (x8x4x31). The benchmark circuits are available online. 4 In addition, we evaluated our method on a set of circuits used in the context of Multi-Party Computation MPC and Fully Homomorphic Encryption FHE, optimized for the number of AND gates using the technique proposed in [10] . Oracles for these functions can be used to evaluate the cost of a Grover's attack over the relative encryption scheme. In fact, it has been shown how Grover's algorithm can be used as the quantum version of a key attack, if the quantum circuit for the encryption function is known [25] . From the benchmarks available online 5 we synthesize: (i) block ciphers AES and DES in their expanded and non expanded variant, the latter meaning that the input key is assumed non-expanded; (ii) arithmetic functions such as adders, multipliers, and comparators.
D. Evaluating the pebble strategies for the S-box
In this section, we evaluate the effect of the proposed SAT-based pebbling strategy discussed in Section IV. We implemented the SAT-based pebbling algorithm in Q# [26] with Z3 [27] as SAT solving backend. As benchmark, we use the 8-bit S-box described in the previous section (s8). We apply our compilation algorithm (Alg. 1) to obtain a reference quantum circuit. Since its XAG representation requires 32 AND gates, using the proposed heuristic compilation algorithm we can achieve a quantum circuit with 32 ancilla lines and 128 T gates (note that 16 more qubits are required for storing inputs and outputs). We use the SAT-based pebbling strategy with different values for L (number of maximum ancillae) and different random seeds to obtain various other quantum circuits with fewer number of ancilla lines.
The results are plotted in Fig. 6 . As can be seen, the SAT-based pebbling approach can find various different [15] Bennett Proposed * matches best-known T -count [7] .
quantum circuits with 18-30 required ancillae. However, the T -count increases, as AND gates are computed and uncomputed more than once. Note that in the described SAT-based pebbling strategy we do not constrain the number of AND operations. A weighted pebble game in which computations of AND gates are more expensive than computations of XOR gates can help to find solutions with fewer T gates, however, it comes with an overhead in solving time. Besides the (red) data point obtained by the heuristic compilation algorithm, there are 3 more Pareto optimal solutions, namely (18, 296) , (20, 280) , and (28, 272) . While all solutions were found within a few seconds, we noticed that the SAT-based pebbling strategy does not yet scale well to larger benchmarks such as the EPFL benchmarks. We plan to investigate ways to make SAT-based pebbling more scalable in future works.
VI. FUTURE WORK
In this work we propose XAGs as advantageous multi-level logic representations that allow automatic compilation to reach performances similar to manual methods. We have mostly focused on XAGs with minimal number of AND nodes, proportional to our proposed upper bound for the number of qubits and T -count of the final circuit. In future works, we aim at focusing on the impact of the number of XOR nodes in the graph. In fact, an XOR block of x variables, requires 2×(x−1) CNOT gates to be computed and uncomputed once (see Fig. 2 ). Techniques can be borrowed from multi-level logic optimization to minimize the number of XOR nodes [28] , [11] without increasing the number of ANDs and consequently minimize the number of CNOTs in the final circuit.
In addition, it is possible to combine our method with post-synthesis CNOT optimization techniques, either heuristic [29] , [30] or exact [31] , to reduce the CNOT overhead.
We present a pebbling strategy technique specifically designed to work on XAGs, where each XOR can be computed in-place, while AND nodes must be computed out-of-place. The technique can be improved by implementing a weighted pebbling game, where pebbling/unpebbling AND nodes is penalized with respect to XOR nodes.
VII. CONCLUSION
We presented a new heuristic compilation algorithm for quantum oracles which addresses fault-tolerant quantum computing, minimizing the T -count. In our method, the number of T gates depends on the number of AND gates used to represent the Boolean function f as an XAG. The algorithm suggests a new upper bound on the T -count that is proportional to the multiplicative complexity of the function f , namely 4c ∧ (f ). Future research on multiplicative complexity will not only influence results in cryptography, but also in quantum computing, thanks to the direct correlation between of the multiplicative complexity of Boolean functions and the number of T gates and ancillae in the corresponding quantum circuit.
Our technique achieves better results compared to other state-of-the-art automatic compilers. In fact, these either produce too many T gates, or they rely on a larger number of qubits. Nowadays, the research community is making many efforts to develop a scalable quantum technology, capable of producing quantum systems characterized by a large number of qubits. Fault tolerant quantum computing will only be possible when this technology progress is achieved. For this reason, it will be paramount to control the number of T gates, rather than the number of qubits. As a consequence, compilation methods that result in large T -counts should be discarded in favor of low T -count methods.
Finally, we provide synthesis statistics for two benchmarks containing useful designs in the context of cryptography which can be useful for deriving resource cost estimates for quantum-based cryptoanalysis.
